

FIG. 1
(PRIOR ART)




FIG. 2

2/7




FIG. 3

3/7




FIG. 4

4/7




FIG. 5

5/7




FIG. 6

6/7




FIG. 7

FIG. 8 is a block diagram of a digital communication system 800. The system 800 includes a channel 802, a QAM demodulator 804, a Viterbi decoder 806, and a parallel-to-serial converter 808. The channel 802 provides a signal to the QAM demodulator 804. The QAM demodulator 804 outputs a signal to the Viterbi decoder 806. The Viterbi decoder 806 outputs a signal to the parallel-to-serial converter 808. The parallel-to-serial converter 808 outputs a signal to the channel 802.

800




FIG. 8